1.
Kaur S, Vig R. Efficient Implementation of .AES Algorithm in FPGA Device. gmj [Internet]. 2007 Dec. 5 [cited 2025 Sep. 25];1(2):175-90. Available from: https://www.journals.acspublisher.com/index.php/gmj/article/view/864